module system(
  input clk,
  input rst,
  output reg [31:0] counter
);
always @(posedge clk) begin
  if (rst) counter <= 32'b0;
  else counter <= counter+32'b1;
end
endmodule
